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Summary  With  the  advent  of  deep-submicron  technologies,  leakage  power  dissipation  is  a
major concern  for  scaling  down  portable  devices  that  have  burst-mode  type  integrated  circuits.
In this  paper  leakage  reduction  technique  HTLCT  (High  Threshold  Leakage  Control  Transistor)
is discussed.  Using  high  threshold  transistors  at  the  place  of  low  threshold  leakage  control
transistors,  result  in  more  leakage  power  reduction  as  compared  to  LCT  (leakage  control  tran-
sistor) technique  but  at  the  scariﬁes  of  area  and  delay.  Further,  analysis  of  effect  of  parametric
variation  on  leakage  current  and  propagation  delay  in  CMOS  circuits  is  performed.  It  is  found
that the  leakage  power  dissipation  increases  with  increasing  temperature,  supply  voltage  and
aspect ratio.  However,  opposite  pattern  is  noticed  for  the  propagation  delay.  Leakage  power
dissipation  for  LCT  NAND  gate  increases  up  to  14.32%,  6.43%  and  36.21%  and  delay  decreases
by 22.5%,  42%  and  9%  for  variation  of  temperature,  supply  voltage  and  aspect  ratio.  Maximum
peak of  equivalent  output  noise  is  obtained  as  127.531  nV/Sqrt(Hz)  at  400  mHz.
© 2016  Published  by  Elsevier  GmbH.  This  is  an  open  access  article  under  the  CC  BY-NC-ND  license
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
e
pntroductiono  limit  the  power  consumption,  it  is  necessary  to  reduce
he  power  consumption.  This  force  the  innovative  develop-
ents  in  low  power  design.  Leakage  power  dissipation  is
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icenses/by-nc-nd/4.0/).ventually  becoming  comparable  to  dynamic  power  dissi-
ation  in  many  high  performance  designs.  The  very  large
evel  of  integration  results  in  complication  of  heat  removal,
his  in  turn  increases  the  cost  of  cooling  and  packaging.
everal  researchers  have  proposed  several  methods  to  con-
rol  the  leakage  power  consumption.  Kao  and  Chandrakasan
2000)  used  power  gating  with  Multi-Threshold  transistors.
e  et  al.  (1998)  show  that  ‘‘stacking’’  of  two  off  devices
igniﬁcantly  reduces  subthreshold  leakage  compared  to  a
ingle  off  device.  Kumar  and  Kursun  (2006)  presented  a
esign  methodology  based  on  optimizing  the  supply  voltage
icle under the CC BY-NC-ND license (http://creativecommons.org/
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TEstimation  of  leakage  power  and  delay  in  CMOS  circuits  usin
for  temperature  variation  insensitive  circuit.  Self  Controlled
Stacked  Transistor  (SCST)  or  Leakage  Control  Transistor
(LCT)  technique  (Hanchate  and  Ranganathan,  2004)  is  the
technique  to  reduce  leakage  power  consumption  in  CMOS
gates  without  affecting  the  dynamic  power  of  the  circuit.
In  its  ‘off’  state  leakage  control  transistors  acts  as  dynamic
switch  to  reduce  current  ﬂow,  the  operation  of  the  switch  is
controlled  by  the  current  ﬂowing  in  the  branch  of  switch.
stack  effect  and  operation  of  the  Self-Bias  transistor  is
explained  in  section  II,  the  HTLCT  design  is  explained  in
section  III,  while  section  IV  comprise  of  circuit  behaviour
with  parametric  variation.  Simulation  results  and  conclu-
sions  related  to  the  study  about  leakage  and  delay  for
various  cases  is  discussed  in  section  V.
Stack effect and self bias transistor
In  deep  submicron  technology  MOS  transistor’s  subthres-
hold  current  varies  exponentially  with  gate-source  voltage
of  the  transistor.  In  CMOS  circuits,  very  small  current  ﬂows
even  with  zero  gate  to  source  voltage  (Vgs)  and  is  termed
as  leakage  current.  Most  of  the  CMOS  logic  circuits  are
designed  with  series-parallel  network  of  p-channel  and  n-
channel  transistors.  To  measure  the  DC  power  consumption,
it  is  essential  to  analyse  the  standby  current  of  stacked
transistors  with  zero  gate-source  voltage.  Standby  current
decreases  as  the  number  of  stacked  transistors  in  supply
to  ground  path  increases.  The  standby  current  is  negligibly
small  for  more  than  three  transistors  in  a  single  stack  (Gu
and  Elmasry,  1999).
Is1 :  Is2 :  Is3 =  1.8  exp
(
VDD
nVT
)
:  1.8  :  1where  Isi (i  =  1,  2,  3)  is  leakage  current  for  stacked  MOS
transistors  and  i  is  the  number  of  stacked  transistors.  The
above  relation  shows  that  as  the  number  of  stacked  tran-
sistors  are  increasing,  leakage  current  is  decreasing.  Self
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iased  transistors  have  their  gate  and  their  drain  terminal
ied  together  as  a  single  node.  Thus  no  external  control  cir-
uitry  is  required,  signal  is  generated  in  the  circuit  itself
Gopalakrishnan  and  Shiue,  2004).
igh Threshold Leakage Control Transistor
HTLCT)
ual  threshold  transistors  are  used  to  reduce  the  leakage
ower  consumption  within  given  delay  constraints.  Leakage
ontrol  transistors  used  in  self-controlled  stacked  transistor
echnique  are  replaced  by  transistors  having  high  threshold
oltage  (Verma  and  Mishra,  2012).  Fig.  1(a)  shows  the  LCT
ased  two  input  NAND  gate  circuit  having  Mt1  and  Mt2  as
eakage  control  self  bias  stack  transistors.  Gate  of  p-channel
nd  n-channel  MOSFET  is  connected  to  the  drain  terminal
f  n-channel  and  p-channel  MOSFET  respectively.  Voltage  at
rain  terminal  controls  the  operation  the  these  leakage  con-
rol  transistors  (LCTs)  (Hanchate  and  Ranganathan,  2004).
ig.  1(b)  represents  the  application  of  high  threshold  tran-
istor  technique  on  NAND  gate  circuit.  Here  Mt1  and  Mt2
re  the  high  threshold  transistors,  one  of  these  two  transis-
ors  always  operates  in  its  cutoff  region.  This  results  in  an
ncrease  of  number  of  OFF  transistor  from  supply  voltage  to
round  path  and  thus  increasing  stack  effect.  The  advantage
f  both  high  threshold  and  stack  effect  is  utilized  to  reduce
ower  consumption.
ircuit behaviour under variation of
arameters
emperature  ﬂuctuationelay  of  any  path  in  the  circuit  depends  on  the  delay  of
ells  and  nets.  Path  delay  of  digital  circuit  deﬁnes  the
erformance  of  circuit.  It  is  consistently  assumed  that
he  cell  delay  of  digital  circuits  increases  with  decreasing
(b)
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 (b)  HTLCT  based  NAND  gate.
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cigure  2  Voltage  transfer  characteristics  of  LCT  NAND  gate  (
oltage  and  increasing  temperature.  But  this  assumption
oes  not  holds  for  low  voltage  applications,  because  increas-
ng  temperature  may  decrease  the  cell  delay.  This  is  due
o  combativeness  of  mobility  and  supply  voltage  to  govern
he  cell  delay.  This  aberration  is  termed  as  inverted  tem-
erature  dependence  (dasdan  and  hom,  2006).  Propagation
elay  is  measured  by  temperature  dependent  device  param-
ters  and  for  CMOS  circuits  it  is  a  function  of  drain  current  of
ctive  transistor.  Low  temperature  operation  results  in  many
dvantages  like  improvement  of  sub-threshold  swing,  higher
aturation  velocity  and  operation  speed,  increase  of  carrier
obility,  reduced  leakage  current,  reﬁnes  electro-migration
nd  heat  dissipation  (Su  et  al.,  1994).
ffect  of  supply  voltage  scaling
upply  voltage  scaling  was  initially  adopted  for  switching
ower  reduction.  It  is  proved  to  be  an  effective  method
or  switching  power  reduction  because  switching  power  is
uadratically  dependent  on  the  supply  voltage.
Dynamic  Power  P  =  ˛CLV 2DDfclk and
Leakage  Power  P  =  VDD Isub
here  ˛  is  the  activity  factor,  CL is  the  total  load  capaci-
ance,  VDD is  supply  voltage,  and  fclk is  the  clock  frequency.
long  with  switching  power  consumption,  supply  voltage
caling  also  helps  in  reduction  of  leakage  power  consump-
ion,  since  the  subthreshold  leakage  due  to  drain  induced
arrier  lowering  decreases  with  the  scaling  of  supply  voltage
Fallah  and  Pedram,  2005).
ffect  of  aspect  ratiospect  ratio  is  deﬁned  as  the  width  to  length  ratio  of  a  tran-
istor.  It  is  an  important  design  parameter.  In  deep  submicron
LSI  both  width  and  length  are  of  the  order  of  micrometres.
ince  the  maximum  current  through  transistor  is  determined
t
c
v
Fth  different  supply  voltages  and  (b)  with  varying  aspect  ratio.
y  aspect  ratio  (W/L).  Reducing  L,  allows  us  to  reduce  W
hile  maintaining  the  same  aspect  ratio.  These  FET  dimen-
ions  are  combined  with  the  process  parameters  to  get  the
lectrical  characteristics  of  the  transistor  (Bhavnagarwala
t  al.,  2000).
he  channel  resistance  is  given  as  Rchannel = Vds
Ids
and
Ids =  0Cox
(
W
L
)
V 2T exp
{
(Vgs −  Vth)
nVT
}{
1  −  exp
(−Vds
VT
)}
ds is  the  drain—source  current  and  is  proportional  to  width
f  the  transistor,  thus  Rchannel varies  inversely  with  the  width
f  the  transistor.
he  area  of  the  gate  is  deﬁned  as  Ag
=  LWand  the  gate  capacitance  is  deﬁned  as  Cg =  CoxWL
Thus  gate  capacitance  is  proportional  to  the  width  of  the
hannel.  Where  Cox is  the  oxide  capacitance  per  unit  area.
he  channel  dimension  thus  establishes  the  resistance  and
apacitance  of  a  FET.  The  equation  of  Ids shows  that  leakage
urrent  depends  upon  width,  oxide  capacitance  and  other
arameters  also.  Width  of  the  transistor  is  directly  propor-
ional  to  the  leakage  current.  This  indicates  that  if  the  width
f  the  device  is  increased  the  leakage  current  will  increase
n  direct  proportion.  High  speed  digital  system  design  deals
ith  the  ability  to  perform  calculations  very  fast  (Uyemura,
009;  Chandrakasan  and  Brodersen,  1999).
imulation results and conclusion
eakage  power  consumption  is  measured  by  exciting  the
ircuits  with  the  same  set  of  input  vectors.180-nm  process
echnology  parameters  are  taken  for  the  analysis  of  the  cir-
uits.  Power  is  measured  and  average  is  done  for  all  the  input
ectors  to  obtain  the  average  leakage  power  dissipations.
ig.  2(a)  and  (b)  shows  the  voltage  transfer  characteristics
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Table  1  Leakage  power  and  delay  of  LCT  NAND  gate  and  basic  NAND  GATE.
Process  technology  180  nm,  supply  voltage  =  1.8  V
Parameters  Leakage  power  (W)  Delay  (ps)
Basic  NAND  gate  LCT  NAND  gate  Basic  NAND  gate  LCT  NAND  gate
Temperature  variation
(◦C)  at  supply
voltage  =  1.8  V
7  5.29E−08 1.21E−08 23.68 31.84
27 1.86E−07  6.88E−08  22.61  29.18
47 2.71E−07  6.96E−08  22.02  28.40
67 4.15E−07  7.70E−08  21.37  25.28
87 5.93E−07  8.50E−08  20.89  24.68
Supply voltage  variation
(V)  at
temperature  =  25 ◦C
1  5.39E−08  4.42E−09  35.89  51.07
1.2 6.52E−08  6.01E−09  30.02  41.69
1.4 6.62E−08  1.61E−08  25.98  36.42
1.6 1.06E−07  1.79E−08  23.78  32.88
1.8 1.22E−07  6.88E−08  22.64  29.32
Aspect ratio  variation  at
1.8  V  &  25 ◦C
  1.23E−07  6.88E−08  22.64  29.32
2 6.87E−07  6.96E−08  21.23  28.76
C
d
F
G
G
H
K
K
S
Utemperature 4 9.15E−07 
(VTC)  of  LCT  NAND  gate  with  different  supply  voltages  and
with  varying  aspect  ratio  respectively.  Maximum  value  of
output  voltage  is  limited  to  supply  voltage.
Table  1,  shows  the  delay  and  leakage  power  dissipa-
tion  of  LCT  NAND  gate  and  basic  NAND  gate  with  different
parameter  variations.  Temperature  is  varied  from  7 ◦C  to
87 ◦C,  Supply  voltage  from  1  V  to  1.8  V  and  aspect  ratio
  =  W/L,  1  ≤    ≤  4.  It  is  found  that  the  leakage  power  dissipa-
tion  increases  with  increasing  temperature,  supply  voltage
and  aspect  ratio.  We  get  an  average  saving  of  34.17%  in
case  of  LCT  NAND  gate  and  41.50%  for  HTLCT  NAND  gate
as  compared  to  standard  two  input  NAND  gate.  It  is  also
seen  that  LCT  based  circuits  have  less  power  consump-
tion  but  more  delay  as  compared  to  conventional  design.
Leakage  power  dissipation  for  LCT  NAND  gate  increases  by
14.32%,  6.43%  and  36.21%  corresponding  to  the  tempera-
ture  variation  of  7—87 ◦C,  supply  voltage  from  1  V  to  1.8  V
and  aspect  ratio  variation  from  W/L  to  4  W/L  respectively.
The  delay  of  the  LCT  NAND  gate  decreases  by  22.5%,  42%
and  9%,  for  same  parametric  variation.  For  equivalent  out-
put  noise  of  LCT  NAND  gate,  maximum  peak  is  obtained  as
127.531  nV/Sqrt(Hz)  at  400  mHz.
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